

# VIDEO SIGNAL RECEIVER

Publication number: JP2001119702 (A)

Publication date: 2001-04-27

Inventor(s): INOUE HIDEO +

Applicant(s): MATSUSHITA ELECTRIC IND CO LTD +

Classification:  
- International: H03M7/30; H04N5/44; H04N7/00; H04N7/32; H03M7/30; H04N5/44; H04N7/00; H04N7/32; (IPC1-7): H04N5/44; H04N7/00; H04N7/32


- European:

Application number: JP1990300129 19991021

Priority number(s): JP1990300129 19991021

Abstract of JP 2001119702 (A)

PROBLEM TO BE SOLVED: To provide a video signal receiver that is provided on a receiver side of a video signal transmission system where a high resolution video signal is divided into a low resolution video signal (1st video signal) and a high resolution component signal (2nd video signal), they are separately encoded and the encoded signals are transmitting and that independently decodes the 1st video signal and the 2nd video signal and can composite the original high resolution signal from the decoded 1st video signal and the decoded 2nd video signal. SOLUTION: A vertical synchronizing signal generated in a 1st decoder 103 is given to a 2nd decoder 104 and the 2nd decoder 104 adjusts decoding timing and output timing of the 2nd video signal according to the vertical synchronizing signal. The vertical synchronizing signal given from the 1st decoder 103 to the 2nd decoder 104 has precision in the unit of pixels and the decoded 1st video signal and the decoded 2nd video signal can be synchronized in the unit of pixels in each frame (that is, in-frame synchronization).



Data supplied from the *espacenet* database — Worldwide














【図3】




【図4】



【図5】




【図6】




【図7】




【図8】



【図9】



【図10】



(13)

特許2001-19702

【図11】

